

cPCI-6840 Series

6U CompactPCI Pentium M Single Board Computers User's Manual

 Manual Rev.
 2.01

 Revision Date:
 April 7, 2005

 Part No:
 50-15031-201



Advance Technologies; Automate the World.



Copyright 2005 ADLINK TECHNOLOGY INC.

All Rights Reserved.

The information in this document is subject to change without prior notice in order to improve reliability, design, and function and does not represent a commitment on the part of the manufacturer.

In no event will the manufacturer be liable for direct, indirect, special, incidental, or consequential damages arising out of the use or inability to use the product or documentation, even if advised of the possibility of such damages.

This document contains proprietary information protected by copyright. All rights are reserved. No part of this manual may be reproduced by any mechanical, electronic, or other means in any form without prior written permission of the manufacturer.

Trademarks

Product names mentioned herein are used for identification purposes only and may be trademarks and/or registered trademarks of their respective companies.



Getting Service from ADLINK

Customer Satisfaction is top priority for ADLINK Technology Inc. Please contact us should you require any service or assistance.

ADLINK TECHNOLOGY INC.

Web Site:	http://www.adlinktech.com
Sales & Service:	Service@adlinktech.com
TEL:	+886-2-82265877
FAX:	+886-2-82265717
Address:	9F, No. 166, Jian Yi Road, Chungho City,
	Taipei, 235 Taiwan

Please email or FAX this completed service form for prompt and satisfactory service.

Company Information						
Company/Organization						
Contact Person						
E-mail Address						
Address						
Country						
TEL	FAX:					
Web Site						
F	Product Information					
Product Model						
Environment	OS: M/B: Chipset:	CPU: Bios:				

Please give	а	detailed	description	of	the	problem(s	:):
i icuse give	u	uctuneu	accomption	01	uic	problem(c	<i>י</i> יי





Table of Contents

Τa	able c	of Contents	i
Li	st of	Tables	iv
Li	st of	Figures	v
1	Intro	oduction	1
	1.1	Main Functions	
		CPU Support	
		CompactPCI Bus Interface	
		Cigobit Ethornot Ports	
		Universal Serial Rus (USB)	5 5
		Serial I/O	
		Keyboard/Mouse Controller	
		Power Ramp Circuitry	6
		Watchdog Timer	6
		Hardware Monitoring	6
		Operating System Support	7
		Baseboard Management	7
	1.2	Features	8
	1.3	Product List	
	1.4	Specifications	11
		cPCI-6840V SBC Specifications	
		cPCI-R6840 RTM Specifications	
		cPCI-R6841 Specifications	
	4 5	I/O Connectivity	
	1.5		
2	Jum	pers and Connectors	19
	2.1	cPCI-6840 and cPCI-6840V Board Outline	20
	2.2	cPCI-6840/V Connector Pin Assignments	22
		USB Connectors	
		Ethernet (RJ-45) Connector	
		VGA Connector (on cPCI-6840V only)	
		PS2 Connector (on cPCI-6840V only)	23
		RS-232 Serial Port Connector	



		IDE Connector	25
		General Purpose LED definitions	26
		PMC Connector Pin Assignments (J11, J21)	26
		CompactPCI J1 Pin Assignment	30
		CompactPCI J2 Pin Assignment	31
		CompactPCI J3 Pin Assignment	32
		CompactPCI J5 Pin Assignment	34
	2.3	cPCI-6840/V Switch and Jumper Settings	35
	2.4	RTM Board Outline	37
		cPCI-R6840 Top View and Faceplate	37
		cPCI-R6841 Top View and Faceplate	38
	2.5	RTM Connectors Pin Assignments	39
		CompactFlash Connector	40
		DVI Connector (Only on cPCI-R6840)	41
		LVDS A and LVDS B connectors	42
		SATA1 and SATA2 connectors	42
		SCSI Connector (Only on cPCI-R6840)	42
		PIM Connector (Only on cPCI-R6841)	43
		CF1 and Secondary IDE	44
		GigaLAN Connectors	45
		PS2 connector	45
		USB connectors	46
		CRT connector	46
		COM port connector	46
	2.6	RTM Switch and Jumper Setting	47
		cPCI-R6840	47
		cPCI-R6841 Jumpers and Other Settings	48
		CN9: Master / Slave IDE Jumper for CF	48
~	• • • •		40
3	Getti	ODU and Unataid	49
	3.1	CPU and Heatsink	49
	3.2	Memory Module Installation	51
	3.3	HDD Installation on Main Board – for CPCI-6840	52
	3.4	HDD Installation on Main Board – for cPCI-6840V	54
	3.5	HDD Installation on RTM	56
	3.6	CF Installation on RTM	56
	3.7	PCI Mezzanine Card (PMC) Installation	56
	3.8	KIM Installation	5/
	3.9	Iviain Board Installation	57



4	Wind	lows Driver Installation	59
	4.1	Chipset Drivers Installation	59
	4.2	VGA Driver Installation	60
	4.3	LAN Driver Installation	60
5	Utilit	ies	61
	5.1	Watchdog Timer	61
		WDT Overview	. 61
		Configuration Registers	. 62
		GPIO Control Registers	. 64
		WDT Programming Procedure	. 65
		Utilities	. 65
	5.2	Intel Preboot Execution Environment (PXE)	66
A	opend	lix	67
		IPMI Functions List	67
		IPMI Address Map	70
		Serial Console User's Guide	71
		1. Introduction	.71
		2. Equipment Needed	.71
		3. Setup a Server Computer	.72
		4. How to Use the Serial Console	.73
w	arrant	ty Policy	85



List of Tables

1-1:	cPCI-6840 Configurations	. 9
1-2:	Power Ratings	14
1-3:	I/O Connectivity Table	17
2-1:	Ethernet LED Status	23
2-2:	Switch and Jumper Functions	35
2-3:	JP1 Settings	35
2-4:	JP3 Settings	36
2-5:	RTM Switch and Jumper Settings	47
2-6:	LAN Dip Switch Settings	47
2-7:	IDE Port Jumper Settings	48
2-8:	cPCI-R6841 Settings	48
2-9:	CN9 Settings	48
3-1:	DDR SDRAM Memory Capacity	51
6-1:	IPMI Functions List	67
6-2:	IPMI Addresses	70
6-3:	Key Translation Sequences	84
6-4:	Special Commands	84
	1-1: 1-2: 1-3: 2-1: 2-2: 2-3: 2-4: 2-5: 2-6: 2-7: 2-8: 2-9: 3-1: 6-2: 6-3: 6-4:	 1-1: cPCI-6840 Configurations



List of Figures

Figure 1-1:	cPCI-6840 Block Diagram	. 2
Figure 2-1:	cPCI-6840 Front View and Top View	20
Figure 2-2:	cPCI-6840V Front View and Top View	21
Figure 2-3:	cPCI-R6840 Diagram	37
Figure 2-4:	cPCI-R6841 Diagram	38
Figure 3-1:	Heatsink installation	50
Figure 3-2:	cPCI-6840 2.5" Hard Disk Installation	53
Figure 3-3:	cPCI-6840V 2.5" Hard Disk Installation	55
Figure 5-1:	WDT Block Diagram	61
Figure 6-1:	Null Modem Connection	72





1 Introduction

The cPCI-6840 is a 6U CompactPCI single board computer based on Intel® Pentium® M processor, 855GME and 6300ESB chipset. The Pentium® M processor comes with 1MB L2 cache in FCmPGA package. The operating frequency ranges from 1.3GHz up to 1.6GHz. The cPCI-6840 is designed to be forward compatible with future 1.7GHz or higher speed Pentium® M compatible processor. The combination of the longevity of the Intel® 855GME and 6300ESB chipset and low power consumption of the Pentium® M CPU make the cPCI-6840 the best solution for embedded applications.

The 855GME supports 400MHz FSB and DDR333 memory up to 2GB. Two 200 pins SO-DIMM sockets support up to a maximum 2GB DIMM with 144-bit wide PC2700 registered DDR memory. A 32-bit 3D graphic controller is integrated to provide analog VGA or LVDS output.

The low power consumption 6300ESB south bridge provides dual PCI buses, include PCI-X (66MHz) and PCI (33MHz), to maximize I/O bandwidth. The I/O features are highly integrated, including four USB 2.0 port, two UART, two E-IDE channels, two Serial ATA ports, and a watchdog timer.

The 6300ESB's PCI-X bus connects to two PMC sites, a dual port GbE controller 82546EB, and the universal PCI-X to PCI-X bridge HB8. The two 64-bit/66MHz PMC sites provide extreme expansion capability and flexibility for varieties of applications. The upper PMC site provides the rear I/O (Jn4 of PMC) capability for either SCSI PMC or telecom PMC modules.

The CompactPCI bus is based on the universal PCI-X to PCI-X bridge chip PCI-6540 (made by PLX Technology), providing either transparent or non-transparent PCI-X interface. cPCI-6840 can be used as either a system slot or peripheral slot. cPCI-6840 can also be a server blade for stand along operation on any non-system slot (without PCI bus). The cPCI-6840 is hot-swappable on peripheral slot or non-PCI bus slot which provide the best MTTR performance for telecom applications.

The cPCI-6840 is equipped with three Gigabit Ethernet (GbE) ports. Two GbE ports use the 82546EB dual ports GbE controllers



on the 66MHz PCI-X bus to achieve the full communication bandwidth between the LAN and CPU. These two ports are connected to J3 (or rear I/O) which conform to the PICMG 2.16 specification. The third LAN port uses the 82540 GbE controller on the 32-bit/ 33MHz PCI bus.

A Management Controller (BMC) (which follows the Intelligent Platform Management Interface (IPMI) v1.0 specification), is built into the system to meet the demands of high reliability and serviceability.

Please refer to the following block diagram for the cPCI-6840 architecture.



Figure 1-1: cPCI-6840 Block Diagram



1.1 Main Functions

The following sections explain the main functions on cPCI-6840

CPU Support

The cPCI-6840 SBC is designed for the Intel® Pentium® M and Celeron® M Processors. The standard cPCI-6840 SBC comes with CPU socket which can be installed with μ FC-PGA2 package CPU, with the following options:

- ▶ Pentium® M 1.3GHz, 1.4GHz, 1.5GHz and 1.6GHz
- ► Celeron® M 1.3GHz

The Low Voltage (LV) or Ultra Low Voltage (ULV) version of the Pentium® M or Celeron® M Processors, which are in μ FCBGA2 packages, can also be mounted on the cPCI-6840 SBC. However, μ FCBGA2 CPU support is reserved for OEM programs only. The possible CPU options include:

- ▶ LV Pentium® M 1.1, 1.2, 1.3GHz
- ► ULV Celeron® M 600MHz

CompactPCI Bus Interface

The PLX Technology PCI-6540 is a tri-mode universal PCI-X to PCI-X Bridge and is used to implement the system/peripheral slot on the cPCI-6840. The three-mode bridge is capable of operating in Transparent, Non-Transparent or Universal mode. The PCI-6540 Non-Transparent mode permits independent memory mapping of both primary and secondary buses with powerful configuration options to support intelligent subsystems. The Universal mode permits jumper-less configuration between application to CompactPCI interface at Peripheral Slot and System Slot. With the Universal option, the PCI-6540 Bridge can be configured as a transparent bridge in a System Slot supporting a host, or as a Non-Transparent bridge in a Peripheral Slot as an intelligent subsystem. These options allow the cPCI-6840 board to be inserted into both the Peripheral Slot and the System Slot.

The cPCI-6840 CompactPCI bus supports up to 66MHz/64-bit PCI-X, as well as allowing the host bus and subsystem bus to operate at different speeds. Together with 64-bit to 32-bit access



conversion, system architects can utilize the bridge and connect slower or higher speed controllers on primary or secondary bus, hence supporting independent speed and data bus frequency on either side of the PCI bus. The 66MHz/64-bit PCI-X bus is backward compatible to 66MHz/64-bit PCI, 33MHz/64-bit PCI and 33MHz/32-bit PCI bus. The SBC design is compliant with the PICMG 2.1 hot-swap specification so it can be hot-swappable in the peripheral slots. The cPCI-6840 can also be a hot-swappable server blade for stand along operation on any non-PCI backplane without system slot.

PCI Mezzanine Card (PMC) Interface

The cPCI-6840 supports up to two PMC slots at 66MHz/64bit PCI-X, providing expansion capability and flexibility for varieties of applications. The Jn4 rear I/O of the upper PMC site (PMC2) are implemented by connecting to the CompactPCI J5 connector, which complies with the PICMG 2.3 specification.

When the PMC2 is installed with ADLINK SCSI PMC module (PMC-8631) along with the cPCI-R6840 RTM, it can provide SCSI-320 interfaces on the rear panel of the RTM for external storage devices. Some telecom PMC modules may also utilize the J24 rear I/O connection and the PIM on the RTM to get telecom I/ O connection on the rear panel. The cPCI-R6841P RTM provides the PIM.

IDE Interfaces

The cPCI-6840 supports dual Ultra ATA100 IDE channels. Primary IDE is implemented on the cPCI-6840 and Secondary IDE is routed to the RTM via J5 connector. Two 44-pin connectors for 2.5 inches IDE drives are reserved on both Primary and Secondary IDE interfaces.

The space of lower PMC site (PMC1) shall be used for installing the 2.5 inches IDE HDD, flash disk, or a CompactFlash carrier baord, DB-6840CF. When an application installs a storage device on the SBC, the PMC1 is occupied. Also note that the PMC1 connectors are not available on the cPCI-6840V because its front panel is occupied by VGA and PS2 keyboard/mouse connectors.



On the RTM, the Secondary IDE is implemented on a Compact-Flash socket and a 44-pin connectors for 2.5 inches IDE drive.

Gigabit Ethernet Ports

The cPCI-6840 has three 10/100/1000Mbps Ethernet (GbE) ports. Every port is assigned a unique static MAC Address.

The onboard Intel® 82546EB dual-port gigabit Ethernet controller provides two Ethernet ports. The 82546EB is implemented on 64bit/66-MHz PCI-X bus to achieve the full communication. The 82546EB supports IEEE 802.3x compliant flow control and IEEE 802.3ab compliant 10/100/1000 Mbps auto-negotiation. The two GbE ports are connected to J3 based on PICMG 2.16 specifications.

The third LAN port uses the 82540 controller on the 32-bit/33MHz PCI bus. The RJ-45 connector of the third LAN port is on the front panel for system management or serviceability requirement. Users can disable or enable the third LAN port from the BIOS menu.

Universal Serial Bus (USB)

The cPCI-6840 provides four USB version 2.0 ports. Two ports are on the front panel and another two ports are on the RTM. The Universal Serial Bus (USB) provides a common interface to versatile peripherals such as keyboard, mouse, printer, USB flash disk, etc.

Serial I/O

Two serial ports are supported on cPCI-6840. COM1 is available as a RJ45 connector on the front panel. COM2 is also a standard RJ-45 connector on the rear panel of RTM. Both ports will be configured as DTE. Firmware will initialize the two serial ports as COM1 and COM2 with ISA I/O base addresses of 3F8h and 2F8h respectively. This default configuration also assigns COM1 to IRQ4 and COM2 to IRQ3. Optional COM3 and COM4 ports are available for ODM/OEM projects via the Winbond 83627HF. COM3 may be accessed via a cable, however COM4 may require a custom RTM.



Keyboard/Mouse Controller

The cPCI-6840 uses a Winbond 83627HF to implement the keyboard/mouse controller. The controller is fully 8042 compatible. The cPCI-6840V provides a combo PS2 connector on the front panel. Both cPCI-6840 and 6840V route the keyboard and mouse signals to the J3.

Power Ramp Circuitry

The cPCI-6840 features a power controller with power ramp circuitry to allow the board's voltages to be ramped in a controlled fashion. The power ramp circuitry eliminates any large voltage or current spikes caused by hot-swapping boards. This controlled ramping is a requirement of the CompactPCI hot-swap specification, PICMG 2.1 Version 1.0. The cPCI-6840's power controller unconditionally resets the board when it detects that the 3.3V, 5V, and 12V supplies are below an acceptable operating limit. These limits are defined as 4.75V (5V supply), 3.0V (3.3V supply), and 10.0V (+12V supply).

Watchdog Timer

Application can utilize watchdog timer to monitor system operation and to recover the operation when an abnormal and unexpected occurrence arises. The timeout period of the watchdog timer can be programmed granularly from one micro second to ten minutes. Failure to strobe the watchdog timer within the programmed time period may result in an interrupt or reset request. A register bit can be enabled to indicate if the watchdog timer caused the interrupt or reset event. This watchdog timer register can be cleared by the system or auto-cleared after power-up, enabling system software to take appropriate action if the watchdog generated the reboot. Please refer Chapter 5, "Watchdog Timer," for more information.

Hardware Monitoring

The cPCI-6840 series use Winbond 83627HF to detect system voltages and temperatures. When it detects the voltages or temperatures over the safety range, it will inform the south bridge 6300ESB to send the signals out halting the system in order to protect the CPU board.



Operating System Support

The cPCI-6840 is compatible with Microsoft® Windows 2000, Windows 2003 Server, Windows XP, Red Hat Linux 9 and VxWorks 5.5. The device drivers for Windows are included in the ADLINK CD. For Linux support and VxWork BSP, please contact ADLINK.

Baseboard Management

A baseboard management controller is implemented such that the system manager can control or get status form cPCI-6840 through the Intelligent Platform Management Bus (IPMB). The firmware is based on the Intelligent Platform Management Interface (IPMI) specification version 1.0. Please refer to Appendix A for the IPMI command list.



1.2 Features

- ► Low power consumption, support Intel® Pentium® M and Celeron® M CPU from 1.3G up to 1.6G, and forward compatible to future higher speed CPU.
- Low power consumption Intel® 855GME and 6300ESB embedded chipset, provides longevity for OEM.
- Compliant with PICMG 2.0, 2.1, 2.9, and 2.16 specifications.
- 64-bit/66MHz CompactPCI interface based on PCI-X specifications, universal operations as stand alone server blade, system slot SBC or peripheral SBC.
- Two 64-bit/66MHz PMC sites, PMC rear I/O is reserved, optional PIM on RTM.
- Two 200-Pin SODIMM sockets support up to 2GB PC2700 DDR with registered ECC SDRAM.
- Provides both IDE and Serial ATA interface for storage devices.
- Full feature I/O ports, including VGA, KB, MS, four USB 2.0, two COM ports, optional DVI, SCSI.



1.3 Product List

The cPCI-6840 series products include the following SBC and rear I/O transition modules (RTM):

SBC

- ▶ cPCI-6840: Pentium® M SBC with two PMC sites
- cPCI-6840V: Pentium® M SBC with VGA/Keyboard/Mouse on the front panel, and one PMC sites

RTM

- cPCI-R6840: RTM with SCSI rear I/O connector and DVI interface
- ► cPCI-R6841: RTM with IDE drive bay and PIM

The following table shows the possible combinations and configurations of cPCI-6840 SBC and RTM.

		SE	S	RTM Features			
SBC	RTM options	Front panel VGA KB/MS	PMC Sites	IDE ⁽⁵⁾ HDD option	IDE ⁽⁵⁾ HDD option	PIM Sit e	SCSI ⁽⁵⁾ and DVI connec- tors on the rear faceplate
			PMC1 ^(1,2) PMC2 ⁽³⁾	Yes ⁽¹⁾		١	V/A
6840	6840 R6840 No R6841		PMC1 ⁽¹⁾ PMC2	Yes ⁽¹⁾	No	No	Yes ⁽³⁾
			PMC1 ⁽¹⁾ PMC2	Yes ⁽¹⁾	Yes	Yes	No
			PMC2	Yes ⁽¹⁾		١	N/A
6840V	R6840	Yes	PMC2 ⁽³⁾	Yes ⁽¹⁾	No	No	Yes ⁽³⁾
	R6841		PMC2	Yes ⁽¹⁾	Yes	Yes	No

Table 1-1: cPCI-6840 Configurations

- **Note 1**: When an IDE HDD is installed on the front board, it occupies the PMC1 (lower PMC) site.
- Note 2: When cPCI-6840 is functioning as a standalone without RTM, the PMC1 site shall be occupied by IDE storage device.



- **Note 3**: The PMC-8631 is a SCSI-320 PMC module with rear I/O capability. When installing the PMC-8631 on the PMC2 (upper PMC) site, the cPCI-R6840/6840V can provide SCSI interfaces on the RTM and rear faceplate.
- **Note 4**: The PIM will only work with a PMC module with rear I/O connectivity on PMC2 site.
- **Note 5**: Should the user choose the SBC and RTM configuration, first consider where the storage device will be installed. Users can choose external SCSI device, IDE device on the RTM, or IDE device on the SBC.



1.4 Specifications

cPCI-6840V SBC Specifications CompactPCI Compliancy

- ▶ PICMG 2.0 CompactPCI Rev. 3.0
- ▶ PICMG 2.1 CompactPCI hot-swap specification R2.0
- ▶ PICMG 2.3 PMC I/O R1.0
- ▶ PICMG 2.9 System Management Bus
- ▶ PICMG 2.16 CompactPCI Packet Switch Backplane R1.0
- PCI Rev.2.1 compliant

Form Factor

- Standard 6U CompactPCI (board size: 233.35mm x 160mm)
- ▶ One slot (4TE or 4HP, 20.32mm) width

CPU/Cache

- Single Intel® Pentium® M 1.3/1.4/1.5/1.6GHz or Celeron® M 1.3GHz Processors with ?FC-PGA package
- ▶ 1MB on die L2 cache, 400MHz FSB

Chipset

- ▶ Intel® 855GME Graphic Memory Controller Hub (GMCH)
- ▶ Intel® 6300ESB I/O Hub

Host Memory

- Two SO-DIMM sockets, 2GB maximum
- Support DDR266 SDRAM with ECC capability

BIOS

- ► Phoenix/Award Plug and Play BIOS with 4Mb Flash ROM
- ► BIOS write protection, provide anti-virus capability
- Bootable from USB storage devices including USB-Floppy, USB-ZIP, USB-CD-ROM, and USB-HDD.
- ► DMI BIOS Support: Desktop Management Interface (DMI)
- Onboard Ethernet ports can be disabled by BIOS setting (Intel® 82540 Only)
- Option OEM BIOS features



- ▷ Customized OEM splash image / power on screen
- **Note:** Due to BIOS segment limitations, enabling the remote console function may occupy the same memory space as other ROM mapping add-on or boot-up devices such as Pre-boot Agent of Ethernet Boot ROM, SCSI Boot ROM, or add-on EIDE Boot ROM. It is recommended that only one ROMmapping add-on or boot-up device be enabled when enabling the remote console function.

CompactPCI Bus Controller

- PLXtech PCI-6540 Universal PCI-X to PCI-X bridge, supports transparent and non-transparent mode
- ▶ PCI-X Rev 1.0 compaliant
- Support 64-bit/66MHz, 64-bit/33MHz, 32-bit/33MHz

Graphic

- ▶ Integrated in 855GME Graphic Memory Controller Hub
- ▶ Shared memory, up to 32MB
- Dual channel display
- Front panel analog VGA DB-15 connector is available on cPCI-6840V only.
- LVDS and analog VGA signals are available on the J3 for RTM

Gigabit Ethernet

- ► Three 10/100/1000bps Gigabit Ethernet ports
- Dual GbE ports with Intel® 82546EB Ethernet controller, based on local 66MHz/64-bit PCI-X bus, connect to J3, for on PICMG 2.16 PSB or on RTM rear access
- Single GbE port with Intel® 82540 Ethernet controller, based on 33MHz/32-bit PCI bus, RJ-45 connector on the front panel.

Onboard Peripherals

- ▶ Integrated in Intel® 6300ESB south bridge.
- Bus master IDE controller supports two ultra ATA-100 interfaces.
 - Primary IDE is on SBC with 44-pin IDE connector. A 2.5 inches IDE HDD can be mounted on the lower PMC site.



- ▷ Secondary IDE ports is on J5 for RTM extension.
- ► Four USB ports with USB Spec Rev. 2.0 compliant.
 - ▷ USB 1, 2 are on the front panel.
 - \triangleright USB 3, 4 are on the RTM.
 - ▷ USB ports support 0.5A@5V for peripherals with individual over-current protection.
- Two SATA ports on RTM with data transfer rates up to 150 MB/s.
- Two RS-232 serial ports. COM1 on the front with RJ-45 type connector. COM2 is on the J3 and can be accessed on the RTM.
- PS2 keyboard / mouse connector on the front panel and RTM.

Front Panel LED Indicators and Reset

- Four LEDs on the front panel including storage access LED (RED), Power LED (GREEN), hot-swap status (Blue), and Watchdog timer LED (Yellow).
- ► Flush tact switch for system reset.

IPMI Interface

- Supports PICMG 2.9 secondary system managing bus. Implements IPMI functions as defined in the IPMI specification v 1.0
- Qlogic Zircon CP Baseboard Management Controller (BMC) with 14K bytes internal SRAM, 1M bytes external flash ROM.

Real -Time Clock and Nonvolatile Memory

- ▶ Build-inIntel® 6300ESB south bridge RTC.
- ► Battery-backed memory is used for BIOS configuration
- Separate 3V coin cell CR2032 battery used for RTC and nonvolatile memory

Environment

- ► Operating temperature: 0 to 60°C⁽¹⁾
- ► Storage temperature: -20 to 80°C
- ► Humidity: 5% to 95% non-condensed



- ▶ Shock: 15G peak-to-peak, 11ms duration, non-operation
- ▶ Vibration:⁽²⁾
 - ▷ Non-operation: 1.88Grms, 5-500Hz, each axis
 - ▷ Operation: 0.5Grms, 5-500Hz, each axis, with 2.5" HDD

Safety Certificate and Test

- ► CE, FCC Class B
- All plastic material, PCB and Battery used are all UL-94V0 certified
- Designed for NEBS 3.0 requirement

Power Requirement⁽³⁾

Configuration	+5V	+3.3V	+12V	-12V	Total
Single Pentium 1.6G 512MB RAM, 20GB HDD	10.0A	4.1A	0.2A	0	> 61.2W

Table 1-2: Power Ratings

- **Note 1**: Certified with ADLINK thermal design. The thermal performance is dependent on the chassis cooling design. Forced air-cooling with 50 CFM is required. Temperature limit of optional mass storage devices can impact the thermal specification.
- **Note 2**: Operational vibration is limited by the 2.5 inches HDD. When application requires higher definition for anti-vibration, we recommend using Flash disk or CompactFlash.
- **Note 3**: The power requirement is measured by Windows 2000 and a few computing power stressed application software. The following devices are installed when testing the power consumption: DDR333 RAM, a 20GB HDD, a 16MB CF, keyboard, mouse, and GbE. The power requirements for 5V and 3.3V rails are varied for different applications. This table lists the peak power requirement of 5V and 3.3V for different applications. The total power requirement is listed.



cPCI-R6840 RTM Specifications Form Factor

- Standard 6U CompactPCI rear I/O (board size: 233.35x80mm2)
- ▶ 1-slot (4TE/HP, 20.32mm) wide
- CompactPCI connectors: with rJ3 and rJ5, without rJ1, rJ2 and rJ4 connectors. AB type connector is used on rJ3 and rJ5.

Faceplate I/O Connectors

- ► Two GbE ports on RJ-45 connectors
- Serial COM2 ports on RJ-45 connectors
- Two USB ports: USB2, USB3 (type A connector)
- DVI connector
- SCSI connector (need use with ADLINK PMC-8631 SCSI module)
- DB-15 VGA connector

On Board Connectors

- ► IDE: Secondary IDE supported on one 44-pin connector, and one CompactFlash type-II socket.
- ► Serial ATA: Two S-ATA connectors
- LVDS

cPCI-R6841 Specifications

Form Factor

- Standard 6U CompactPCI rear I/O (board size: 233.35x80mm2)
- ▶ 1-slot (4TE/HP, 20.32mm) wide
- CompactPCI connectors: with rJ3 and rJ5, without rJ1, rJ2 and rJ4 connectors. AB type connector is used on rJ3 and rJ5

Faceplate I/O Connectors

- Two GbE ports on RJ-45 connectors
- Serial COM2 ports on RJ-45 connectors



- ► Two USB ports: USB2, USB3 (type A connector)
- VGA DB-15 connector
- ▶ PS2 Keyboard and Mouse connector

On Board Connectors

- IDE: Secondary IDE supported on one 44-pin connector, and one CompactFlash type-II socket. 2.5 inches HDD space is reserved.
- ► Serial ATA: Two S-ATA connectors
- LVDS
- PIM Sockets



I/O Connectivity

	cPCI	-6840	cPCI-	6840V	CPCI	cPCI-I	R6840	cPCI-I	R6841
I/O	Face- plate	on board	Face- plate	on board	J3/J5	on board	Face- plate	on board	Face- plate
Serial Port (COM1)	RJ-45		RJ-45						
Serial Port (COM2)					J3		RJ-45		RJ-45
USB (port 0, port 1)	Y		Y				1		1
USB (port 2, port 3)					J5		Y		Y
Gigabit Ether- net Port 1		2.16		2.16	J3		RJ-45		RJ-45
Gigabit Ether- net Port 2		2.16		2.16	J3		RJ-45		RJ-45
Gigabit Ether- net Port 3	RJ-45		RJ-45						
Primary IDE		44-pin		44-pin					
Secondary IDE					J5	40-pin 44-pin CF		40-pin 44-pin CF	
General Pur- pose LED	Y		Y						
Reset button	Y		Y						
PMC1 (lower)		Y							
PMC2 (upper)		Y		Y	J5			PIM	PIM
SCSI via PMC2 J24			Y		J5	SCSI	SCSI		
PS2 KB/MS			Y		J3				Y
VGA			DB-15		J3		DB-15		DB-15
SATA					J5	Y		Y	
LVDS					J3	Y		Y	

Table 1-3: I/O Connectivity Table



1.5 Unpacking Checklist

Check the shipping carton for any damage. If the shipping carton and contents are damaged, notify the dealer for a replacement. Retain the shipping carton and packing materials for inspection by the dealer. Obtain authorization before returning any product to ADLINK.

Check the following items are included in the package, if there are any items missing, please contact your dealer:

SBC:

- ► The cPCI-6840 or cPCI-6840V SBC (May be equipped with different specifications of CPU, RAM, and HDD).
- ► This User's Manual
- ► ADLINK CD
- ▶ RJ45-DB9 Cable

RTM:

- ▶ cPCI-R6840, cPCI-R6841 or cPCI-R6841P RTM
- ► HDD bracket, 44-pin IDE cable
- ▶ SATA HDD cable and power cable
- ▶ PS2 Y-cable (for cPCI-R6841 and cPCI-R6841P only)

Note: The packaging of OEM versions with non-standard configuration, functionality, or package may vary according to different configuration requests.

CAUTION: The boards must be protected from static discharge and physical shock. Never remove any of the socketed parts except at a static-free workstation. Use the anti-static bag shipped with the product to handle the board. Wear a grounded wrist strap when servicing



2 Jumpers and Connectors

This chapter illustrates the board layout, connector pin assignments, and jumper setup. Users should be familiar with the products before use. The following sections are included:

- ▶ cPCI-6840 and cPCI-6840V board outline
- ► cPCI-6840/6840V connectors pin assignments
- cPCI-6840/6840V jumpers setting
- ► cPCI-R684x series RTM board outline
- ► cPCI-R684x series RTM connectors pin assignments
- ▶ cPCI-R684x series RTM jumpers settings



2.1 cPCI-6840 and cPCI-6840V Board Outline



Figure 2-1: cPCI-6840 Front View and Top View





Figure 2-2: cPCI-6840V Front View and Top View



2.2 cPCI-6840/V Connector Pin Assignments

USB Connectors



PIN	SIGNAL
1	VCC
2	USB-
3	USB+
4	Ground

Ethernet (RJ-45) Connector

	Pin#	Signal Name	Function
	1	LAN_TDP1	Transmit Data1 +
Yellow / Amber LED	2	LAN_TDN1	Transmit Data1 -
\perp	3	LAN_RDP2	Receive Data2 +
	4	LAN_RDP3	Receive Data3 +
	5	LAN_RDN3	Receive Data3 -
	6	LAN_RDN2	Receive Data2 +
	7	LAN_TDP4	Transmit Data4 +
↑ Amber LED	8	LAN_TDN4	Transmit Data4 -

Sta	itus	Left LED (Amber)	Right LED (Yellow or Amber)	
Network link is not established		OFF	OFF	
10 Mbps	Link	Amber	OFF	
(10 BaseT)	Active	Blinking Amber	OFF	
100 Mbps	Link	Amber	Yellow	
(100 BaseTX)	Active	Blinking Amber	Yellow	



1000 Mbps (1000 BaseT)	Link	Amber	Amber	
	Active	Blinking Amber	Amber	

Table 2-1: Ethernet LED Status

VGA Connector (on cPCI-6840V only)



Signal Name	Pin	Pin	Signal Name
Red	1	2	Green
Blue	3	4	N.C.
GND	5	6	GND
GND	7	8	GND
+5V	9	10	GND
N.C.	11	12	DDCDAT
HSYNC	13	14	VSYNC
DDCCLK	15		

PS2 Connector (on cPCI-6840V only)



Pin	Signal	Function			
1	KBDATA	Keyboard Data			
2	MSDATA	Mouse Data			
3	GND	Ground			
4	+5V	Power			
5	KBCLK	Keyboard Clock			
6	MSCLK	Mouse Clock			



RS-232 Serial Port Connector



Pin	Signal Name
1	DCD, Data carrier detect
2	RTS, Request to send
3	DSR, Data set ready
4	TXD, Transmit data
5	RXD, Receive data
6	GND, ground
7	CTS, Clear to send
8	DTR, Data terminal ready



IDE Connector

			Signal Name	Pin	Pin	Signal Name
			BRSTDRVJ	1	2	GND
			DDP7	3	4	DDP8
			DDP6	5	6	DDP9
			DDP5	7	8	DDP10
			DDP4 9 10		10	DDP11
1–		-2	DDP3	11	12	DDP12
			DDP2	13	14	DDP13
			DDP1	15	16	DDP14
			DDP0	17	18	DDP15
			GND	19	20	NC
			PDDREQ	21	22	GND
			PDIOWJ	23	24	GND
			PDIORJ	25	26	GND
			PIORDY	27	28	PCSEL
			PDDACKJ	29	30	GND
			IRQ14	31	32	NC
			DAP1	33	34	DIAG
43_	_	_44	DAP0	35	36	DAP2
			CS1P	37	38	CS3PJ
			IDEACTPJ	39	40	GND
			+5V	41	42	+5V
			GND	43	44	NC



General Purpose LED definitions



LED	Color	Status	Description
IDE Media Access	Red	OFF	IDE idle
	iteu	ON	IDE access
Power OK	Green	OFF	System is not power-on or power failed
I Ower OK	Green	ON	Power ON
Hot-swap status	Blue	OFF	Board inserted and power on OK.
101-30000 310103	Diuc	ON	Board inserted but not power on yet.
WDTIED	Vollow	OFF	WDT is not enabled
	1 CIIOW	Blinking	WDT is enabled

PMC Connector Pin Assignments (J11, J21)

Signal Name	J11 J21 Pin	J11 J21 Pin	Signal Name	Signal Name	J11 J21 Pin	J11 J21 Pin	Signal Name
TCK(3)	1	2	-12V	+12V	1	2	TRST#(3)
GND	3	4	INTA#	TMS(2)	3	4	TDO(1)
INTB#	5	6	INTC#	TDI(2)	5	6	GND
BM1(1)	7	8	+5V	GND	7	8	N/C
INTD#	9	10	N/C	N/C	9	10	N/C
GND	11	12	+3.3V	BM2(2)	11	12	+3.3V
CLKP1	13	14	GND	RST#	13	14	BM3(3)
GND	15	16	GNT0#	+3.3V	15	16	BM4(3)
REQ0#	17	18	+5V	PME#	17	18	GND
VIO(4)	19	20	AD31	AD30	19	20	AD29


Signal Name	J11 J21 Pin	J11 J21 Pin	Signal Name		Signal Name	J11 J21 Pin	J11 J21 Pin	Signal Name
AD28	21	22	AD27	AD27		21	22	AD26
AD25	23	24	GND		AD24	23	24	+3.3V
GND	25	26	CBE3#		IDSEL	25	26	AD23
AD22	27	28	AD21		+3.3V	27	28	AD20
AD19	29	30	+5V		AD18	29	30	GND
VIO(4)	31	32	AD17		AD16	31	32	CBE2#
P1FRAME#	33	34	GND		GND	33	34	IDSL_B(1)
GND	35	36	IRDY#		TRDY#	35	36	+3.3V
DEVSL	37	38	+5V		GND	37	38	STOP#
GND	39	40	LOCK#		PERR#	39	40	GND
N/C	41	42	N/C		+3.3V	41	42	SERR#
PAR	43	44	GND		CBE1#	43	44	GND
VIO(4)	45	46	AD15		AD14	45	46	AD13
AD12	47	48	AD11		M66EN	47	48	AD10
AD9	49	50	+5V		AD8	49	50	+3.3V
GND	51	52	CBE0#		AD7	51	52	REQ_B#(1)
AD6	53	54	AD5		+3.3V	53	54	GNT_B#(1)
AD4	55	56	GND		N/C	55	56	GND
VIO(4)	57	58	AD3		N/C	57	58	EREADY(1)
AD2	59	60	AD1		GND	59	60	RSTOUT#(1)
AD0	61	62	+5V		ACK64#	61	62	+3.3V
GND	63	64	REQ64#		GND	63	64	Monarch#(1)



PMC Connector Pin Assignments (J13, J23, J24)

Signal Name	J13 J23 Pin	J13 J23 Pin	Signal Name	Signal Name	J24(5) Pin	J24(5) Pin	Signal Name
N/C	1	2	GND	PMCI01	1	2	PMCIO2
GND	3	4	CBE[7]	PMCIO3	3	4	PMCIO4
CBE[6]	5	6	CBE[6]	PMCIO5	5	6	PMCIO6
CBE[5]	7	8	GND	PMCI07	7	8	PMCI08
VIO(4)	9	10	PAR64	PMCIO9	9	10	PMCIO10
AD63	11	12	AD62	PMCIO11	11	12	PMCIO12
AD61	13	14	GND	PMCIO13	13	14	PMCIO14
GND	15	16	AD60	PMCIO15	15	16	PMCIO16
AD59	17	18	AD58	PMCIO17	17	18	PMCIO18
AD57	19	20	GND	PMCIO19	19	20	PMCIO20
VIO(4)	21	22	AD56	PMCIO21	21	22	PMCIO22
AD55	23	24	AD54	PMCIO23	23	24	PMCIO24
AD53	25	26	GND	PMCIO25	25	26	PMCIO26
GND	27	28	AD52	PMCIO27	27	28	PMCIO28
AD51	29	30	AD50	PMCIO29	29	30	PMCIO30
AD49	31	32	GND	PMCIO31	31	32	PMCIO32
GND	33	34	AD48	PMCIO33	33	34	PMCIO34
AD47	35	36	AD46	PMCIO35	35	36	PMCIO36
AD45	37	38	GND	PMCIO37	37	38	PMCIO38
VIO(4)	39	40	AD44	PMCIO39	39	40	PMCIO40
AD43	41	42	AD42	PMCIO41	41	42	PMCIO42
AD41	43	44	GND	PMCIO43	43	44	PMCIO44
GND	45	46	AD40	PMCIO45	45	46	PMCIO46
AD39	47	48	AD38	PMCIO47	47	48	PMCIO48
AD37	49	50	GND	PMCIO49	49	50	PMCIO50
GND	51	52	AD36	PMCIO51	51	52	PMCIO52
AD35	53	54	AD34	PMCIO53	53	54	PMCIO54



Signal Name	J13 J23 Pin	J13 J23 Pin	Signal Name	Signal Name	J24(5) Pin	J24(5) Pin	Signal Name
AD33	55	56	GND	PMCIO55	55	56	PMCIO56
VIO(4)	57	58	AD32	PMCIO57	57	58	PMCIO58
N/C	59	60	N/C	PMCIO59	59	60	PMCIO60
N/C	61	62	GND	PMCIO61	61	62	PMCIO62
GND	63	64	N/C	PMCIO63	63	64	PMCIO64

Note 1: These signals are not connected on the board.

- Note 2: These signals are pulled high on the board.
- **Note 3**: These signals are pulled low on the board.
- **Note 4**: The VIO signals by default set to +3.3V via zero ohm resistors. Therefore, DO NOT apply any 5V only PMC module to the PMC sockets.
- Note 5: J24 signals are connected to the CompactPCI J5 connector. To use these signals, the RTM needs to be either custom designed for special purposes or have a PIM connector available on RTM.



CompactPCI J1 Pin Assignment

Pin	Z	Α	В	С	D	E	F
25	GND	+5V	REQ64#	ENUM#(4)	+3.3V	+5V	GND
24	GND	AD [1]	+5V	V (I/O)(1)	AD [0]	ACK64#	GND
23	GND	+3.3V	AD [4]	AD [3]	+5V	AD [2]	GND
22	GND	AD [7]	GND	+3.3V	AD [6]	AD [5]	GND
21	GND	+3.3V	AD [9]	AD [8]	M66EN	C/BE [0]#	GND
20	GND	AD [12]	GND	V (I/O)(1)	AD [11]	AD [10]	GND
19	GND	+3.3V	AD [15]	AD [14]	GND	AD [13]	GND
18	GND	SERR#	GND	+3.3V	PAR	C/BE [1]#	GND
17	GND	+3.3V	IPMB_SCL	IPMB_SDA	GND	PERR#	GND
16	GND	DEVSEL#	GND	V (I/O)(1)	STOP#	LOCK#	GND
15	GND	+3.3V	FRAME#	IRDY#	BDSEL	TRDY#	GND
12-14				Key			•
11	GND	AD [18]	AD [17]	AD [16]	GND	C/BE [2]#	GND
10	GND	AD [21]	GND	+3.3V	AD [20]	AD [19]	GND
9	GND	C/BE[3]#	IDSE	AD [23]	GND	AD [22]	GND
8	GND	AD [26]	GND	V (I/O) (1)	AD[25]	AD [24]	GND
7	GND	AD [30]	AD [29]	AD [28]	GND	AD [27]	GND
6	GND	REQ#	GND	+3.3V	CLK	AD [31]	GND
5	GND	Reserved(1)	Reserved(1)	PCIRST#	GND	GNT#	GND
4	GND	IPMB_PWR	HEALTHY#	V (I/O) (1)	INTP(1)	INTS	GND
3	GND	INTA#	INTB#	INTC#	+5V	INTD#	GND
2	GND	TCK(3)	+5V	TMS(2)	TDO(1)	TDI(2)	GND
1	GND	+5V	-12V	TRST#(3)	+12V	+5V	GND

Note 1: These signals are not connected.

Note 2: These signals are pulled high on the board.

Note 3: These signals are pulled low on the board.

Note 4: To support PICMG 2.1 hot-swap for peripheral boards, the backplane should bus all peripheral slots ENUM# together to the system slot. The ENUM# signal can be polled by software or generates interrupt.



CompactPCI J2 Pin Assignment

Pin	Z	А	В	С	D	E	F
22	GND	GA4(2)	GA3(2)	GA2(2)	GA1(2)	GA0(2)	GND
21	GND	CLK6	GND	BRSV(1)	BRSV(1)	BRSV(1)	GND
20	GND	CLK5	GND	BRSV(1)	GND	BRSV(1)	GND
19	GND	GND	GND	ICMBSDA(1)	ICMBSCL(1)	ICMBALR(1)	GND
18	GND	BRSV(1)	BRSV(1)	BRSV(1)	GND	BRSV(1)	GND
17	GND	BRSV(1)	GND	PRST#	REQ6#	GNT6#	GND
16	GND	BRSV(1)	BRSV(1)	DEG#	GND	BRSV(1)	GND
15	GND	BRSV(1)	GND	FAL#	REQ5#	GNT5#	GND
14	GND	AD [35]	AD [34]	AD [33]	GND	AD [32]	GND
13	GND	AD [38]	GND	V (I/O)(1)	AD [37]	AD [36]	GND
12	GND	AD [42]	AD [41]	AD [40]	GND	AD [39]	GND
11	GND	AD [45]	GND	V (I/O)(1)	AD [44]	AD [43]	GND
10	GND	AD [49]	AD [48]	AD [47]	GND	AD [46]	GND
9	GND	AD [52]	GND	V (I/O)(1)	AD [51]	AD [50]	GND
8	GND	AD [56]	AD [55]	AD [54]	GND	AD [53]	GND
7	GND	AD [59]	GND	V (I/O)(1)	AD [58]	AD [57]	GND
6	GND	AD [63]	AD [62]	AD [61]	GND	AD [60]	GND
5	GND	C/BE [5]#	GND	V (I/O)(1)	C/BE [4]#	PAR 64	GND
4	GND	V (I/O)(1)	BRSV(1)	C/BE [7]#	GND	C/BE [6]#	GND
3	GND	CLK4	GND	GNT3#	REQ#4	GNT4#	GND
2	GND	CLK2	CLK3	SYSEN#	GNT2#	REQ3#	GND
1	GND	CLK1	GND	REQ1#	GNT1#	REQ2#	GND

Note 1: These signals are not connected.

Note 2: These signals are pulled high on the board.

Note 3: These signals are pulled low on the board.



CompactPCI J3 Pin Assignment

Pin	Z	А	В	С	D	E	F
19	GND	GND	GND	GND	GND	GND	GND
18	GND	LPA_DA+	LPA_DA-	GND	LPA_DC+	LPA_DC-	GND
17	GND	LPA_DB+	LPA_DB-	GND	LPA_DD+	LPA_DD-	GND
16	GND	LPB_DA+	LPB_DA-	GND	LPB_DC+	LPB_DC-	GND
15	GND	LPB_DB+	LPB_DB-	GND	LPB_DD+	LPB_DD-	GND
14	GND	GND	GND	2.5V	GND	GND	GND
13	GND	LANA_1G#	LANA_100#	ACTA#	LINKA#	LANB_1G#	GND
12	GND	LINKB#	LANB_100#	ACTB#	5V(1)	5V(1)	GND
11	GND	IYAM0	IYAM1	IYAM2	IYAM3	ICLKAM	GND
10	GND	IYAP0	IYAP1	IYAP2	IYAP3	ICLKAP	GND
9	GND	IYBM0	IYBM1	IYBM2	IYBM3	ICLKBM	GND
8	GND	IYBP0	IYBP1	IYBP2	IYBP3	ICLKBP	GND
7	GND	CTS#	DSR#	RTS#	DTR#	NC	GND
6	GND	HSYNC	VSYNC	SIN	SOUT	DCD#	GND
5	GND	RED	GREEN	BLUE	DDCDATA	DDCCLK	GND
4	GND	TMDS1_TX1N	TMDS1_TX2N	TMDS1_TX3N	TMDS1_TXCN	TMDS_I2CC	GND
3	GND	TMDS1_TX1P	TMDS1_TX2P	TMDS1_TX3P	TMDS1_TXCP	TMDS_I2CD	GND
2	GND	LVDS_VDDEN	LVDS_TEN	LVDS_TCTL	NC	HTPLG	GND
1	GND	KBCLK	KBDATA	MSCLK	MSDATA	3.3V(1)	GND

Note: The +3.3V and +5V power lines are supplied from the main board to the RTM.



Signals Description		Signals	Description
KBCLK, KBDATA, MSCLK, MSDATA	Keyboard and Mouse signals	IYAM0/AP0, IYAM1/AP1, IYAM2/AP2, IYAM3/AP3, ICLKAM/AP, IYBM0, IYBM1, IYBM2, IYBM3, ICLKBM, IYBP0, IYBP1, IYBP2, IYBP3, ICLKBP, LVDS_VDDEN, LVDS_TEN, LVDS_TCTL.	LVDS Signals
TMDS1_TX1P/ N, TX2P/N, TX3P/N, TXCP/ N, TMDS_I2CC/ I2CD, HTPLG	TMDS signals for DVI inter- faced panel	LANA_1G#, LANA_100#, ACTA#, LINKA#, LANB_1G#, LANB_100#, ACTB#, LINKB#	LED Signals for Rear GbE LAN Connectors
HSYNC, VSYNC, RED, GREEN, BLUE, DDCDATA, DDCCLK	CRT signals	LPA_DA+/DA-, LPA_DB+/DB-, LPA_DC+/DC-, LPA_DD+/DD-, LPB_DA+/DA-, LPB_DB+/DB-, LPB_DC+/DC-, LPB_DD+/DD-,	GbE Signals for PICMG 2.16 or Rear Connec- tors
CTS#, DSR#, RTS#, DTR#, SIN, SOUT, DCD#	Serial port sig- nals		



CompactPCI J5 Pin Assignment

Pin	Z	Α	В	С	D	E	F
22	GND	PMC I/O 5	PMC I/O 4	PMC I/O 3	PMC I/O 2	PMC I/O 1	GND
21	GND	PMC I/O 10	PMC I/O 9	PMC I/O 8	PMC I/O 7	PMC I/O 6	GND
20	GND	PMC I/O 15	PMC I/O 14	PMC I/O 13	PMC I/O 12	PMC I/O 11	GND
19	GND	PMC I/O 20	PMC I/O 19	PMC I/O 18	PMC I/O 17	PMC I/O 16	GND
18	GND	PMC I/O 25	PMC I/O 24	PMC I/O 23	PMC I/O 22	PMC I/O 21	GND
17	GND	PMC I/O 30	PMC I/O 29	PMC I/O 28	PMC I/O 27	PMC I/O 26	GND
16	GND	PMC I/O 35	PMC I/O 34	PMC I/O 33	PMC I/O 32	PMC I/O 31	GND
15	GND	PMC I/O 40	PMC I/O 39	PMC I/O 38	PMC I/O 37	PMC I/O 36	GND
14	GND	PMC I/O 45	PMC I/O 44	PMC I/O 43	PMC I/O 42	PMC I/O 41	GND
13	GND	PMC I/O 50	PMC I/O 49	PMC I/O 48	PMC I/O 47	PMC I/O 46	GND
12	GND	PMC I/O 55	PMC I/O 54	PMC I/O 53	PMC I/O 52	PMC I/O 51	GND
11	GND	PMC I/O 60	PMC I/O 59	PMC I/O 58	PMC I/O 57	PMC I/O 56	GND
10	GND	PMC VIO(1)	PMC I/O 64	PMC I/O 63	PMC I/O 62	PMC I/O 61	GND
9	GND	D15	D14	D13	D12	D11	GND
8	GND	D10	D9	D8	D7	D6	GND
7	GND	D5	D4	D3	D2	D1	GND
6	GND	D0	REQ	IOW#	IORDY	IOR#	GND
5	GND	DIAG	IRQ15	ACK#	ACT#	RST#	GND
4	GND	CS#1	CS#3	A0	A1	A2	GND
3	GND	SATA1_TXN	SATA1_TXP	RSVD	SATA1_RXN	SATA1_RXP	GND
2	GND	SATA2_TXN	SATA2_TXP	5VS (2)	SATA2_RXN	SATA2_RXP	GND
1	GND	USB2_DN	USB2_DP	USB_OC#	USB3_DN	USB3_DP	GND

Note 1: The VIO is connected to the VIO plane (default is +3.3V) of the PMC slot #2.



2.3 cPCI-6840/V Switch and Jumper Settings

The following table lists the switch and jumpers on the cPCI-6840 and cPCI-6840V.

Switch	Function
SW1	Reset
JP1	Enforce SYSEN#
JP3	Clear CMOS Content
Miniature switch on ejector	Hot-swappable front panel ejector

 Table 2-2: Switch and Jumper Functions

SW1: Reset Button

SW1 is a push-button on the front panel. Pressing SW1 generates a hard reset.

JP1: Enforce System Enable



Table 2-3: JP1 Settings

The system enable signal (SYSEN#) is located on the Compact-PCI J2 connector's C2 position. The SYSEN# is used to determine the operation mode of the SBC. When the SYSEN# on the backplane is tightened to GND, then the SBC will boot as a Compact-PCI system slot otherwise the SBC will boot as a CompactPCI peripheral slot.

However, for some "none PCI bus" backplanes, the SYSEN# pin on the backplane is floating. Install JP1 will short the SYSEN# signal to GND and enforce the cPCI-6840/V as a system slot SBC.



Please note do not install JP1 when the cPCI-6840 is installed in a peripheral slot of CompacPCI system.

JP3: Clear CMOS

Status	JP3
Normal operation (Default)	
Clear CMOS	

Table 2-4: JP3 Settings

The CMOS RAM stores the real time clock (RTC) information, BIOS configuration, and default BIOS setting. The CMOS is powered by the button cell battery when the system is power off.

Please follow the following steps to erase the CMOS RAM data:

- 1. Unplug the SBC from system
- 2. Short pins 2 and 3 of JP3, then reinstall the jumper to normal location
- 3. Insert the SBC back to the chassis.

Miniature Switch on the Front Panel Lower Ejector:

The miniature switch is designed for power control and hot-swap control. When the cPCI-6840 is plugged into system slot, the whole system will not be powered up until the lower ejector is closed. It will issue a power button signal when users open the lower ejector. When the cPCI-6840 is plugged into a peripheral slot, the entire system will not be powered up until the lower ejector is closed and it will send out an ENUM# signal to the system to indicate that a board has been plugged into the CPCI-6840 will send out an ENUM# to the system and wait for the command from system.



2.4 RTM Board Outline

The differences between cPCI-R6840 and cPCI-R6841 are described as following. The cPCI-R6840 implements a DVI connector and two SCSI connectors. The cPCI-R6841 implements a PS2 connector and four screw holes for 2.5' HDD and PIM connectors (mouted either in the 2.5" HDD bay or with the PIM card on the cPCI-R6841).



cPCI-R6840 Top View and Faceplate







cPCI-R6841 Top View and Faceplate

Figure 2-4: cPCI-R6841 Diagram



2.5 RTM Connectors Pin Assignments

The USB, GbE LAN, IDE, RS-232 COM2, VGA, and PS2 Keyboard/Mouse combo connector pin assignments on the cPCI-R684X series RTM are all the same as the SBC. Please refer to section 2.3 for pin assignments.

The CompactFlash, DVI, LVDS, SATA, IDE, PIM, and SCSI connector pin assignments are illustrated in the following sections.



CompactFlash Connector



Signal Name	Pin	Pin	Signal Name
GND	1	26	GND
SDD3	2	27	SDD11
SDD4	3	28	SDD12
SDD5	4	29	SDD13
SDD6	5	30	SDD14
SDD7	6	31	SDD15
SDCS#1	7	32	SDCS#3
GND	8	33	GND
GND	9	34	SDIOR#
GND	10	35	SDIOW#
GND	11	36	+5V
GND	12	37	IDEIRQ15
+5V	13	38	+5V
GND	14	39	PCSEL
GND	15	40	NC
GND	16	41	SIDERST#
GND	17	42	SIORDY
SDA2	18	43	NC
SDA1	19	44	SDDACK#
SDA0	20	45	IDEACT#
SDD0	21	46	S66DECT
SDD1	22	47	SDD8
SDD2	23	48	SDD9
IOIS16#	24	49	SDD10
GND	25	50	GND



DVI Connector (Only on cPCI-R6840)

	Pin	Signal	Pin	Signal
	1	TX2-	16	HTPLG
	2	TX2+	17	TX0-
	3	GND	18	TX0+
	4	NC	19	GND
	5	NC	20	NC
	6	I2CCLK	21	NC
	7	I2CDATA	22	GND
0 17 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	8	VSYNC	23	TXC+
	9	TX1-	24	TXC-
	10	TX1+	25	RED
	11	GND	26	GREEN
	12	NC	27	BLUE
	13	NC	28	HSYNC
	14	+5V	29	GND

15

GND

30

GND



LVDS A and LVDS B connectors



Pin	Signal	Pin	Signal
1	3.3V	12	IYP2
2	3.3V	13	GND
3	GND	14	ICLKM
4	GND	15	ICLKP
5	IYM0	16	GND
6	IYP0	17	IYM3
7	GND	18	IYP3
8	IYM1	19	GND
9	IYP1	20	GND
10	GND	21	GND
11	IYM2	22	GND

SATA1 and SATA2 connectors



Pin	Signal
1	GND
2	TXP
3	TXN
4	GND
5	RXN
6	RXP
7	GND
8	NC
9	NC

SCSI Connector (Only on cPCI-R6840)

There are two SCSI-68 connectors on cPCI-R6840: the CN10 is onboard 180 degrees connector for inner chassis SCSI drives; the CN14 is on the rear faceplate for external SCSI drives connection.



PIM Connector (Only on cPCI-R6841)

		JL	N2				
Signal	Pin	Pin	Signal	Signal	Pin	Pin	Signal
PMCIO01	1	2	PMCIO02	NC	1	2	NC
PMCIO03	3	4	PMCIO04	NC	3	4	NC
PMCIO05	5	6	PMCIO06	5V	5	6	NC
PMCIO07	7	8	PMCIO08	NC	7	8	NC
PMCIO09	9	10	PMCIO10	NC	9	10	3.3V
PMCIO11	11	12	PMCIO12	NC	11	12	NC
PMCIO13	13	14	PMCIO14	GND	13	14	NC
PMCIO15	15	16	PMCIO16	NC	15	16	NC
PMCIO17	17	18	PMCIO18	NC	17	18	GND
PMCIO19	19	20	PMCIO20	NC	19	20	NC
PMCIO21	21	22	PMCIO22	5V	21	22	NC
PMCIO23	23	24	PMCIO24	NC	23	24	NC
PMCIO25	25	26	PMCIO26	NC	25	26	3.3V
PMCIO27	27	28	PMCIO28	NC	27	28	NC
PMCIO29	29	30	PMCIO30	GND	29	30	NC
PMCIO31	31	32	PMCIO32	NC	31	32	NC
PMCIO33	33	34	PMCIO34	NC	33	34	GND
PMCIO35	35	36	PMCIO36	NC	35	36	NC
PMCIO37	37	38	PMCIO38	5V	37	38	NC
PMCIO39	39	40	PMCIO40	NC	39	40	NC
PMCIO41	41	42	PMCIO42	NC	41	42	3.3V
PMCIO43	43	44	PMCIO44	NC	43	44	NC
PMCIO45	45	46	PMCIO46	GND	45	46	NC
PMCIO47	47	48	PMCIO48	NC	47	48	NC
PMCIO49	49	50	PMCIO50	NC	49	50	GND
PMCIO51	51	52	PMCIO52	NC	51	52	NC
PMCIO53	53	54	PMCIO54	5V	53	54	NC
PMCIO55	55	56	PMCIO56	NC	55	56	NC



		JI	12				
Signal	Pin	Pin	Signal	Signal	Pin	Pin	Signal
PMCIO57	57	58	PMCIO58	NC	57	58	3.3V
PMCIO59	59	60	PMCIO60	NC	59	60	NC
PMCIO61	61	62	PMCIO62	NC	61	62	NC
PMCIO63	63	64	PMCIO64	NC	63	64	NC

CF1 and Secondary IDE

N6

Note: There are three types of IDE connectors, but only two devices can be installed simultaneously.

	Pin	Signal	Pin	Signal	Pin	Signal
	1	Reset	16	D14	31	IRQ
	2	GND	17	D0	32	IOIS16#
-1	3	D7	18	D15	33	A1
43	4	D8	19	GND	34	DIAG
	5	D6	20	NC	35	A0
	6	D9	21	REQ	36	A2
	7	D5	22	GND	37	CS#1
	8	D10	23	IOW#	38	CS#3
	9	D4	24	GND	39	ACT#
	10	D11	25	IOR#	40	GND
	11	D3	26	GND	41	5V
8	12	D12	27	IORDY	42	5V
-	13	D2	28	NC	43	GND
	14	D13	29	ACK#	44	NC
	15	D1	30	GND		



GigaLAN Connectors



Pin	Signal	Pin	Signal	Pin	Signal
1	MX0+	6	VCC	11	LAN_1G#
2	MX0-	7	MX2+	12	LAN_100#
3	MX1+	8	MX2-	13	LINKA#
4	MX1-	9	MX3+	14	ACT#
5	VCC	10	MX3-		

PS2 connector

	Pin	Signal	Pin	Signal	Pin	Signal
	1	KBDATA	3	GND	5	KBCLK
1246	2	MSDATA	4	VCC	6	MSCLK



USB connectors



CRT connector



Pin	Signal	Pin	Signal	Pin	Signal
1	RED	6	GND	11	NC
2	GREEN	7	GND	12	DDC_DATA
3	BLUE	8	GND	13	HSYNC
4	NC	9	GND	14	VSYNC
5	GND	10	GND	15	DDC_CLK

COM port connector

• * • • • • • 2 • 7 • • • • • • • • •	
---	--

Pin	Signal	Pin	Signal
1	DCD#	5	SIN#
2	RTS#	6	GND
3	DSR#	7	CTS#
4	SOUT#	8	DTR#



2.6 RTM Switch and Jumper Setting

cPCI-R6840

Switch	Functions
SW1 and SW2	Enable either 2.16 plane or RTM LAN2 access
SW3 and SW4	Enable either 2.16 plane or RTM LAN1 access
SW5	Enable rear VGA signals
CN9	Determine the CF as master or slave

Table 2-5: RTM Switch and Jumper Settings

LAN1 and LAN2 Dip Switches on RTM

The cPCI-6840 supports LAN1 and LAN2 on both the 2.16 backplane and rear I/O. PICMG 2.16 backplane and rear I/O cannot be accessed simultaneously. SW1 and SW2 must be set to either the 2.16 backplane or the RTM. The table below shows how to set the DIP switches to enable either the 2.16 backplane or RTM for LAN1 and LAN2.

Connect to:	LAN2 (SW1 and SW2)	LAN1 (SW3 and SW4)	
PICMG 2.16 Backplane	ALL OFF	ALL OFF	
Rear faceplate RJ-45 connectors	ALL ON (default)	ALL ON (default)	

Table 2-6: LAN Dip Switch Settings

Note: All switches in the SW1, SW2, SW3, and SW4 bank must all be either ON or OFF. 2.16 backplane and rear LAN1 and LAN2 cannot be accessed simultaneously.

SW5: VGA Signal Enable

The cPCI-6840 supports VGA outputs to both front and rear panels. If SW5 on the RTM is set all off, the RGB signal won't be connected to the rear connector. Users should set SW5 on to enable the rear VGA signal output.



Master / Slave Selection of Compact Flash

The cPCI-R6840 series uses a jumper (CN9) to determine master or slave IDE of the compact flash disk.

Port	Jumper	
Slave IDE	Jumper at Pin1 and 2 (default)	
Master IDE	Jumper at Pin2 and 3	

Table 2-7: IDE Port Jumper Settings

cPCI-R6841 Jumpers and Other Settings

SW1, SW2	All on	LAN1 rear panel
	All off	LAN1 2.16 backplane
SW3, SW4	All on	LAN2 rear panel
	All off	LAN2 2.16 backplane
SW5	All on	Rear VGA on
	All off	Rear VGA off

Table 2-8: cPCI-R6841 Settings

CN9: Master / Slave IDE Jumper for CF

Jumper at Pins 1 and 2	Slave
Jumper at Pins 2 and 3	Master

Table 2-9: CN9 Settings



3 Getting Started

This chapter explains how to install necessary components on the cPCI-6840/cPCI-6840V and cPCI-R6840 and cPCI-R6841 RTMs, including:

- CPU and heat sink
- Memory module installation
- ▶ HDD installation on main board for cPCI-6840
- ► HDD installation on main board for cPCI-6840V
- HDD installation on RTM
- ► CF installation on RTM
- PMC installation
- RTM installation
- Main board installation

3.1 CPU and Heatsink

The cPCI-6840 and cPCI-6840V support the Intel® Pentium® M processor. The heat sink is necessary to help the CPU heat dissipation. Please follow the illustration below to install your heat sink.





Figure 3-1: Heatsink installation



3.2 Memory Module Installation

The cPCI-6840 series SBC supports up to two sockets of 200-pin PC2700 ECC DDR-SDRAM. The maximum memory capacity is 2GB. If memory modules are pre-installed when the package is received, this section may be skipped.

The GMCH system memory controller directly supports the following:

- One channel of PC1600/2100/2700 SO-DIMM DDR SDRAM memory
- DDR SDRAM devices with densities of 128-Mb, 256-Mb, and 512-Mb technology
- Up to 2GB (512-Mb technology) using high density devices with two SO-DIMMs

Technology	Width	System Memory Capacity	System Memory Capacity with Stacked Memory
128Mb	16	256MB	-
256Mb	16	512MB	-
512Mb	16	1GB	-
128Mb	8	256MB	512MB
256Mb	8	512MB	1GB
512Mb	8	1GB	2GB

Table 3-1: DDR SDRAM Memory Capacity

While installing the memory, ensure that the SODIMM modules are firmly seated in its sockets and do not interfere with any components.



3.3 HDD Installation on Main Board – for cPCI-6840

A slim-type 2.5-inch HDD can be mounted to the cPCI-6840 main board. If a HDD is pre-installed the cPCI-R6841 this section may be skipped.

- 1. Remove the PMC from the PMC slot if any.
- 2. Screw the bolts on to the HDD and attach a 44-pin IDE cable.
- 3. Install the assembly onto the board; tighten the four screws from the bottom side of the main board to secure the HDD in to place.
- 4. Attach the other end of the 44-pin IDE cable to CN6 onboard.

Please follow the picture shown below to install your 2.5" Hard Disk.





Figure 3-2: cPCI-6840 2.5" Hard Disk Installation



3.4 HDD Installation on Main Board – for cPCI-6840V

A slim-type 2.5-inch HDD can be mounted to the cPCI-6840V main board. If a HDD is pre-installed when the cPCI-R6841 is received, this section may be skipped.

- 1. Screw the HDD on the HDD bracket and attach 44-pin IDE cable.
- 2. Install the assembly on to the board; tighten the three screws from the bottom side of the main board to secure the HDD in place.
- 3. Attach the other end of the 44-pin IDE cable to CN6 on board.

Please follow the illustration shown below to install your 2.5" Hard Disk.





Figure 3-3: cPCI-6840V 2.5" Hard Disk Installation



3.5 HDD Installation on RTM

A 2.5-inch HDD or Flash Disk can be installed on the cPCI-R6841 directly. If a HDD is pre-installed when the cPCI-R6841 is received, please skip this section.

- 1. Attach the IDE cable to the HDD or Flash Disk
- 2. Put the HDD on component side of the RTM, align the HDD mounting holes with the holes on the PCB.
- 3. Tighten the four screws from the bottom side of the RTM to secure the HDD in place
- 4. Connect the IDE cable to the 44-pin connector.

3.6 CF Installation on RTM

The CompactFlash card is widely applied in digital consumer devices such as PDAs, digital cameras and MP3 players. Due to its CF anti-shock, anti-vibration, better environment tolerance, low power consumption, small form factor, and high reliability characteristics, it has been widely accepted in mission critical embedded applications.

The CompactFlash socket is available on the rear transition module (cPCI-R6840 and cPCI-R6841).

3.7 PCI Mezzanine Card (PMC) Installation

The PMC slots are designed as 3.3V and/or as a universal PCI interfaces. The PMC sites are keyed to prevent users from installing a 5V only PMC module.

Refer to section 2.2 for detailed PMC I/O signal routing. If a HDD is mounted to the main board, the HDD will occupy one of the PMC slots.

To install the PMC modules:

1. Prepare an ESD protected area including an anti-ESD table and ESD strap. Attach the ESD strap to your wrist



and connect the end of the ESD strap to ground of the anti-ESD table.

- 2. Remove the PMC panel from the front panel.
- 3. Install the PMC module on to the PMC sockets.
- 4. Screw the PMC mounting bolts to the main board from the bottom side up to fix the PMC module in place.

3.8 RTM Installation

This section describes important information regarding the use of the rear I/O connections. Refer to previous sections for peripheral connectivity of all I/O ports on the RTM. When installing the cPCI-6840 series and related RTM, make sure the RTM is the correct model that matches each other.

Note: Use the correct RTM to enable functions (I/O interfaces) on rear side. The RTM or system board can be damaged if the incorrect RTM is used.

Some I/O ports are supported on both the front board and the RTM, including Keyboard, Mouse, VGA and USB. These I/O ports can be connected either via the front or rear modules but DO NOT access these ports on both front and rear simultaneously.

3.9 Main Board Installation

Use the following procedure to install the cPCI-6840/cPCI-6840V main board to its CompactPCI chassis.

- Refer to the relevant chassis user manual for pre-preparation of the chassis before installing the main board. Users need to assign a slot to the board. Be sure to select the correct slot (system or peripheral) depending on the operational purpose of the board. The system power may now be powered on.
- 2. Remove the blank face panel from the slot.
- 3. Align the top and bottom edges of the board with the card guides on the chassis then slide the board into the



chassis until resistance is felt. If the system power is on, the blue LED (hot-swap status) should light up.

- 4. Move the upper and lower ejectors in an inward direction simultaneously. Note that slight resistance will be felt while inserting the board. If this resistance is more than under normal conditions, check to ensure that there are no pins bent on the backplane and that the board's connector pins are aligned properly with the connectors on the backplane.
- 5. Verify that the board is seated properly. With the board in place and the blue LED on, wait for the blue LED to go out before proceeding to the next step.
- 6. Secure the two screws hidden behind the upper and lower ejector; connect the proper cables to the board.



4 Windows Driver Installation

The following sections show the driver installation procedures for Windows 2000, Windows XP or Windows Server 2003. When installing the Windows drivers, we recommend the following steps:

- 1. Fully install the Windows properly before installing any driver. Most of the standard I/O devices' driver will be installed during the standard Windows installation.
- 2. Install the chipset driver.
- 3. Install the graphic driver and utilities.
- 4. Install the LAN drivers.

It is recommended that the chipset, graphic, and LAN drivers provided on the ADLINK CD be used to ensure compatibility. Please contact ADLINK for support for Linux drivers and VxWorks BSP.

4.1 Chipset Drivers Installation

- 1. Ensure Windows 2000/XP/Windows Server 2003 be fully installed and running prior to executing the "Intel Chipset Software Installation Utility".
- 2. Close any running applications.
- 3. The files are stored in an integrated application setup program. This program is designed for a Windows 2000, XP and Windows Server 2003.
- 4. Locate the directory X:\cPCI\cPCI-6840\Chipset in the CD-ROM, and then run "infinst_enu.exe".
- Click 'Next' on the Welcome screen to read and agree to the license agreement. Click Yes if you agree to continue. NOTE: If you click No, the program will terminate.
- Click 'Next' on Readme Information screen to install INF files.
- 7. Click 'Finish' to restart the system when prompted to do so.
- Follow the screen instructions and use the default settings to complete the setup when Windows 2000/XP/



Windows Server 2003 re-starts. Upon re-start, Windows will display that it has found new hardware and is installing drivers for them. If New Hardware Found dialog box is displayed requesting the location of the drivers, use the mouse to click on the scrollbar and click on the <Windows directory>.

9. Select Yes, when prompted to re-start Windows 2000/ XP/Windows Server 2003.

4.2 VGA Driver Installation

- 1. Boot Windows 2000/XP/Windows Server 2003.
- The driver is included in the driver CD. Run the win2k_xp142.exe under the following directory: X:\cPCI\cPCI-6840\VGA.
- 3. Click 'Next' on the Welcome screen. Select 'Typical' on the setup type screen and click Next'.
- 4. Use default program folders on Select Program Folder screen. Click 'Next' to install driver.
- 5. Finally, click 'Finish' to restart.

4.3 LAN Driver Installation

This section describes the LAN driver installation for the Intel® 82540EM and Intel® 82546EB onboard Ethernet controllers. The relative drivers are located in the following driver CD directory:

- 1. Boot Windows 2000/XP/Windows Server 2003.
- The driver is included in the driver CD. Run the pro2kxp.exe under the following directory: X:\cPCI\cPCI-6840\LAN.
- 3. Read the license agreement. Click 'I accept the terms in the license agreement' if you agree to continue.
- 4. Location to Save Files, click Next to save files in folder.
- 5. Intel® PRO Network Connections. Click Install Software to install drivers and Intel PROSet.



5 Utilities

5.1 Watchdog Timer

This section explains the operation of the cPCI-6840's watchdog timer. It provides an overview of watchdog operation and features, as well as a sample code to help you learn how the watchdog timer works.

WDT Overview

The primary function of the watchdog timer is to monitor the cPCI-6840's operation and to generate IRQ or reset the system if the software fails to function as programmed. The major features of the watchdog timer are:

- ► Enabled and disabled through software control
- Armed and strobed through software control



Figure 5-1: WDT Block Diagram



The cPCI-6840's custom watchdog timer circuit is integrated in the south bridge 6300ESB.

The Intel® 6300ESB ICH includes a two-stage Watchdog Timer (WDT) that provides a resolution ranging from one micro second to ten minutes. The timer uses a 35-bit Down-Counter. The counter is loaded with the value from the first Preload register. The timer is then enabled and it starts counting down. The time at which the WDT first starts counting down is called the first stage. If the host fails to reload the WDT before the 35-bit down counter reaches zero the WDT generates an internal interrupt. After the interrupt is generated, the WDT loads the value from the second Preload register into the WDT's 35-bit Down-Counter and starts counting down. The WDT is now in the second stage. If the host still fails to reload the WDT before the second timeout, the WDT drives the WDT_TOUT# pin low. The WDT_TOUT# pin is held low until the system is reset.

The WDT of 6300ESB also supports multiple modes, WDT and free-running. Free-running mode is a one stage timer and it will toggle WDT_TOUT# after programmable time. WDT mode is a two stage timer and its operation is described as above.

Configuration Registers

The Intel® 6300ESB ICH WDT, appears to BIOS as PCI Bus 0, Device 29, Function 4, and has the standard set of PCI Configuration register. The configuration registers is described below.

Offset 10H: Base Address Register (BAR)

This register determines the memory base for WDT downcounter setting. It will be used to set Preload value 1 register, Preload value 2 register, General Interrupt Status register and Reload register.

Preload Value 1 & 2 registers

These two registers are used to hold the preload value for the WDT timer. Its value will be automatically transferred into the down-counter every time the WDT enters the first stage and second stage. Preload Value 1 register locates at Base + 00H and Preload Value 2 register locates at Base + 04H. Only bit [19:0] are settable. The register unlocking sequence is neces-


sary when writing to the Preload registers. The following is the procedure of how to write a value into preload value 1 and 2 register.

- 1. Write 80H to offset BAR + 0CH.
- 2. Write 86H to offset BAR + 0CH.
- 3. Write desired value to preload register. (BAR + 00H or BAR + 04H)

General Interrupt Status Register

This register is at Base + 08H. Bit 0 is set when the first stage of down-counter reaches zero.

- Bit 0 = 0 No Interrupt
- ▶ Bit 1 = 1 Interrupt Active

Note: This bit is not set in free running mode.

Reload Register

This register is at Base + 0CH. Write 1 to bit 8 will reload the down-counter's value. Following is the procedure of how to prevent a timeout.

- 1. Write 80H to offset BAR + 0CH
- 2. Write 86H to offset BAR + 0CH
- 3. Write a '1' to RELOAD[8] of the reload register

Offset 60 – 61H: WDT Configuration Register

- Bit 5 indicates whether or not the WDT will toggle the WDT_TOUT# pin when WDT times out. (0 = Enabled, 1 = Disabled)
- ► Bit 2 provides two options for prescaling the main downcounter. (0 = 1ms - 10min, 1 = 1us - 1sec)
- Bit [1:0] allows the user to choose the type of interrupt desired when the WDT reached the end of the first stage without being reset. (00 = IRQ, 01 = reserved, 10 = SMI, 11 = Disabled)
- **Note**: The WDT doesn't support SMI. IRQ uses APIC 1, INT 10 and it is active low, level triggered.



Offset 68H: WDT Lock Register

- Bit 2 is used to choose the functionality of the timer. (0 = Watchdog Timer mode, 1 = Free running mode) The free running mode ignores the first stage and only uses Preload Value 2. In free running mode it is not necessary to reload the timer as it is done automatically every time the down counter reaches zero.
- Bit 1 enables or disables the WDT. (0 = Disabled, 1 = Enabled)
- Bit 0 will lock the values of this register until a hard reset occurs or power is cycled. (0 = unlocked, 1 = locked) The default is Unlocked.

GPIO Control Registers

There are three GPIOs on cPCI-6840 relate to watchdog timer. They are listed as following. The GPIO control base port is 480H.

WDT_TOUT# pin selection

WDT_TOUT# signal is multiplexed with GPIO32. When using WDT, this signal must be switched to WDT_TOUT# function. It uses bit 0 of GPIOBASE + 30H to set WDT_TOUT function. (0 = WDT_TOUT#, 1 = GPIO32)

RESET hardware circuit selection

GPO24 of 6300ESB is designed to control reset circuit. When GPO24 is low, system will reset according to the level of WDT_TOUT# signal. When GPO24 is high, system will not be reset by WDT_TOUT#. Set bit 24 of GPIOBASE + 04H to 0 for output use. Bit 24 of GPIOBASE + 0CH determines the level of GPO24. (0 = Low, 1 = High) There already exists a setting in BIOS setup menu. (Integrated Peripherals page) User can set this item before programming WDT.

WDT LED Control

GPO25 of 6300ESB is designed to control WDT LED. Two features of WDT LED are supported on cPCI-6840. WDT LED lights or blinks.



WDT LED light

Set bit 25 of GPIOBASE + 04H to 0. Bit 25 of GPIOBASE + 0CH determines the state of WDT LED. (0=light, 1=dark)

WDT LED blink

Set bit 25 of GPIOBASE + 04H to 0. Bit 25 of GPIOBASE + 18H enables WDT LED blinking function. (0=function normally, 1=enable blinking) The high and low times have approximately 0.5 seconds each.

WDT Programming Procedure

- 1. Set BIOS Setting in Integrated Peripherals\Onboard Device Page Watch Dog Timer Item to "Enabled".
- 2. Make sure WDT_TOUT# signal is functional. (Not GPIO32 function).
- 3. Set WDT output enable, presecaler and interrupt type into WDT configuration register.
- 4. Obtain control base from Base Address register.
- 5. Program Preload register's value according to unlocking sequence.
- 6. Set WDT timer mode into WDT Lock Register.
- 7. Enable WDT from WDT Lock register and program the functionality of WDT LED.

To prevent the timer from causing an interrupt or driving WDT_TOUT#, the timer must be reloaded periodically. The frequency of reloads required is dependent on the value of the preload values. To reload the down-counter, the register unlocking sequence must be performed.

If the user wishes to disable WDT, set bit 1 of WDT Lock Register to 0.

Utilities

ADLINK provides a demo DOS utility, HRWDT.EXE. It is included in the driver CD. Run "hrwdt /?" under the following directory: X:\CHIPDRV\WDT\HRWDT for a more detailed description.



The user can also download the Intel® WDT demo windows application from Intel® driver download center.

5.2 Intel Preboot Execution Environment (PXE)

The cPCI-6840 series supports Intel® Preboot Execution Environment (PXE), which provides the capability of boot up or executing an OS installation through the Ethernet ports. There should be a DHCP server in the network with one or more servers running PXE and MTFTP services. It could be a Windows NT or Windows 2000 server running DHCP, PXE and MTFTP service or a dedicated DHCP server with one or more additional server running PXE and MTFTP service. This section describes the major items required for building a network environment with PXE support.

- 1. Setup a DHCP server with PXE tag configuration.
- 2. Install the PXE and MTFTP services
- 3. Make boot image file on PXE server (that is the boot server).
- 4. Enable the PXE boot function on the client computer.

For further details, please refer to pdkrel30.pdf under the directory X:\Utility\PXE_PDK.



Appendix

IPMI Functions List

The following table lists the IPMI V1.0 functions supported by the cPCI-6840.

IPMI V1.0 Function List	cPCI-6840		
IPM Device "Global" Command	ls		
Get Device ID	v		
Cold Reset	V		
Warm Reset	V		
Get Self Test Results	V		
Set ACPI Power State	V		
Get ACPI Power State	v		
Get Device GUID	V		
BMC Watchdog Timer Comman	ds		
Reset Watchdog Timer	V		
Set Watchdog Timer	v		
Get Watchdog Timer	V		
BMC Device and Messaging Commands			
Set BMC Global Enables	V		
Get BMC Global Enables	v		
Clear Message Flags	v		
Get Message Flags	v		
Enable Message Channel Receive	V		
Get Message	V		
Send Message	v		
Read Event Message Buffer	v		
Get BT Interface Capabilities	V		
Get System GUID	V		
Chassis Device Commands			

Table 6-1: IPMI Fu	unctions List
--------------------	---------------



Get Chassis Status	v
Chassis Control	V
Get POH Counter	V
Event Commands	
Set Event Receiver	V
Get Event Receiver	V
Platform Event (a.k.a. "Event Message")	V
PEF and Alerting Commands	
Sensor Device Commands	
Get Device SDR Info	V
Get Device SDR	V
Reserve Device SDR Repository	V
Get Sensor Reading Factors	V
Set Sensor Hysteresis	(2)
Get Sensor Hysteresis	V
Set Sensor Threshold	(2)
Get Sensor Threshold	V
Set Sensor Event Enable	(2)
Get Sensor Event Enable	V
Re-arm Sensor Events	(2)
Get Sensor Reading	V
Set Sensor Type	(2)
Get Sensor Type	V
FRU Device Commands	
Get FRU Inventory Area Info	V
Read FRU Data	V
Write FRU Data	V
SDR Device Commands	
Get SDR Repository Info	V
Get SDR Repository Allocation Info	V
Reserve SDR Repository	V

Table 6-1: IPMI Functions List



Get SDR	V
Add SDR	V
Partial Add SDR	v
Delete SDR	V
Clear SDR Repository	V
Get SDR Repository Time	V
Set SDR Repository Time	V
Enter SDR Repository Update Mode	v
Exit SDR Repository Update Mode	V
Run Initialization Agent	v
SEL Device Commands	
Get SEL Info	V
Get SEL Allocation Info	v
Reserve SEL	v
Get SEL Entry	V
Add SEL Entry	V
Partial Add SEL Entry	V
Delete SEL Entry	(1)
Clear SEL	v
Get SEL Time	v
Set SEL Time	v

Table 6-1: IPMI Functions List

- Note 1: SEL storage is not supported in random access
- Note 2: SDR information is read only.



IPMI Address Map

The IPMI address of the SBC is defined by GA pins which is relative to the physical slot the SBC is installed at. The following table shows the relationship between the IPMI address and the Slot number SBC installed.

Address (Hex)	CompactPCI Slot (GA address)
B0	Peripheral Slot1
B2	Peripheral Slot2
B4	Peripheral Slot3
B6	Peripheral Slot4
B8	Peripheral Slot5
BA	Peripheral Slot6
BC	Peripheral Slot7

Table 6-2: IPMI Addresses



Serial Console User's Guide

1. Introduction

Most industrial implementations do not use video or a keyboard as an interface between the user and the computer and instead connect through the network or direct cable. ADLINK provides a function for users to obtain Power-On Self Test (POST) messages and execute commands through serial-port access. This function is provided by Phoenix Technologies Ltd. (Award BIOS) and integrated into the BIOS of ADLINK's CPU boards.

Note: Serial Console is a character-based terminal application. It supports either VT100 or ANSI terminals. It does not support graphics or graphical user interfaces. Serial Console is referred to as Award Preboot Agent by Phoenix Technologies Ltd.

2. Equipment Needed

To use Serial Console, the following three items are required:.

- ► A server computer with the Award Preboot Agent BIOS.
- A client computer with a VT100 or ANSI terminal utility or application.
- ► A direct connection cable.

Client computers obtain POST information from the server computer through a direct connection cable. The system has to have the Award Preboot Agent BIOS to support Serial Console. Setup is required as explained below.

To support Serial Console, VT100 or ANSI compatibility terminal utility or application is required. It needs to be executed at the client computer to receive the data from server computer. In this guide, Microsoft's HyperTerminal application, included with Windows, will be used as the terminal console. Detailed settings are described in section 4.

A null-modem cable is used as the connection cable. It connects two serial ports from the client computer to the server computer. Pin routing of a null-modem connection is:





Figure 6-1: Null Modem Connection

3. Setup a Server Computer

The server computer used in this guide is a CPU board where Award Preboot Agent is integrated into the BIOS. To support Serial Console, use the BIOS to set it up. When you turn on the computer, the Award BIOS is immediately activated. Pressing key allows you to enter the BIOS setup utility. Serial Console items are found in the "Advanced BIOS Features" (Award Modular 6.0) or "BIOS FEATURES SETUP" (Award Modular 4.51) page. They are listed as follows:

Console Redirection

This field allows you to select if the Serial Console function is Enabled or Disabled. If select Enabled, you must make sure that the cable between two computers and the software application are prepared.

Baud Rate

This is an important field that communicates with client computer and server computer. Baud rate selections are 9600, 19200, 38400, 57600 and 115200.

Note: Baud Rate settings between client computer and server computer must be the same. If they are different, an error message "Award Preboot Agent Installation Failed" will be displayed when the BIOS makes the connection between two computers.



Agent Connect Via

This field is un-selectable. It only supports one connection mode, NULL. NULL means the connection cable is null-modem type.

Agent wait time (min)

This option allows selecting the amount of time (minutes) to wait for a successful connection. If it timeouts, the serial console function will not be supported on the server computer.

Agent after boot

This field allows accepting text-based application (such as DOS) after the POST. If disabled, it will not send any messages to client computers after booting to the OS. It allows user to execute commands from client computer if this setting is enabled.

A boot message will be displayed when the BIOS is establishing the connection between two computers:

"Award Preboot Agent Installation Successful"

When this message is displayed, POST messages are sent to client computer and it will be in serial console mode.

"Award Preboot Agent Installation Failed"

If this message is shown, there is an issue with the connection. To solve this issue, configuration, Baud Rate, and terminal console mode of the terminal utility must be checked.

4. How to Use the Serial Console

HyperTerminal is a console utility included with Microsoft Windows operating systems, such as Windows 98, NT, 2000. Other console utilities can also be used to achieve remote controlling.

Note: HyperTerminal used in this guide is under Windows 98 SE.



Add/Remove Programs Properties	<u>?×</u>
Install/Uninstall Windows Setup Startup Disk	
To add or remove a component, select or clear th the check box is shaded, only part of the compor installed. To see what's included in a component Components:	ne check box. If nent will be , click Details.
	11.7 MB
Address Book	1.5 MB
🗹 参 Communications	5.8 MB
🗆 🔊 Desktop Themes	0.0 MB
🔽 🧲 Internet Tools	0.2 MB 💌
Space used by installed components: Space required:	30.2 MB 0.0 MB
Space available on disk:	695.4 MB
Includes accessories to help you connect to ot and online services.	her computers
3 of 9 components selected	<u>D</u> etails
	Have Disk
OK Cance	I <u>А</u> рріу

If your system does not have HyperTerminal installed, please use [Add/Remove Program Properties] in Control Panel to add it.



Communications	X
To add a component, select the check box, o don't want the component. A shaded box mea the component will be installed. To see what's component, click Details.	or click to clear it if you ans that only part of s included in a
Components:	
🗔 📴 Dial-Up ATM Support	0.0 MB 🔺
🗹 😥 Dial-Up Networking	1.2 MB
🗖 📴 Dial-Up Server	0.0 MB 💻
🔲 불 Direct Cable Connection	0.0 MB
🗹 🥸 HyperTerminal	0.8 MB 💌
Space used by installed components:	30.2 MB
Space required:	0.7 MB
Space available on disk:	686.5 MB
Description	
Provides a connection to other computers a via a modem.	ind online services
	<u>D</u> etails
OK	Cancel

Make sure that HyperTerminal is checked.



My	Compute	er Outlook Express											
	合 ****	Windows Update										_	
		<u>Programs</u>	•		Accessories	Þ		Communications	Þ		Dial-Up Networking		
	*	Favorites	•		Online Services StartUp	+		Entertainment Internet Tools	+	<u> </u>	HyperTerminal Phone Dialer		
		<u>D</u> ocuments	•		Internet Explorer MS-DOS Prompt			System Tools Address Book	÷				
	5	<u>S</u> ettings	Þ	4	Outlook Express			Calculator					
		<u>F</u> ind	Þ		Windows Explorer	_	2	Imaging Notepad					
	2	<u>H</u> elp					ľ	Paint WestPart					
s 98	2	<u>B</u> un				ļ	3	wordrad	_	J			
Nopu	È	Log Off Guest											
Š		Sh <u>u</u> t Down											
	Start	🧭 🍪 📗										11:12	АМ

Select HyperTerminal.



📥 Hyper Term	ninal				_	
<u> </u>	<u>V</u> iew _	<u>G</u> o F <u>a</u> vorites	<u>H</u> elp			
Back -	→ Forward	v 🛄 Up	y Cut	Copy	Paste	»
Address 🛅 (D:\Program	m Files\Accesso	ries\HyperTerr	ninal		•
Hypertrm Application Modified: 4/23/99 10:22 PM Size: 24KB	exe	AT&T Mail	CompuServe	Hyperi		
	•			4y Compute	er	

Execute Hypertrm.



HyperTe	rminal 🔀
?	You need to install a modem before you can make a connection. Would you like to do this now?
	<u>Yes</u> <u>N</u> o

When executing HyperTerminal first time, it will ask you to install a modem before running HyperTerminal. Select "No". Then, it will ask you to enter some configuration of your local area.

Connection Description	? ×
New Connection	
Enter a name and choose an icon for the connection:	
Name:	
<u>l</u> con:	
	2
OK Can	cel

After configuring the basic settings, HyperTerminal will need to build a connection node. Enter a name you want to use and choose an icon.



Connect To	? ×
🧞 test	
Enter details for	the phone number that you want to dial:
<u>C</u> ountry code:	United States of America (1)
Ar <u>e</u> a code:	235
Phone number:	
Co <u>n</u> nect using:	Direct to Com1
	OK Cancel

Once you build a connection node, select the serial port that will be used to connect the server computer.



COM1 Properties	? ×
Port Settings	
Bits per second: 57600	
Data bits: 8	
Parity: None	
Stop bits: 1	
Elow control: Hardware	
<u>A</u> dvanced <u>R</u> estore Defaults	
OK Cancel Appl	y

In serial port's properties, the [Bits per second] must use the same baud rate as the server computer.

Before using HyperTerminal to connect to the server computer, some properties of the console need to be set. Select File->Properties.



test Properties	? ×			
Connect To Settings				
Function, arrow, and ctrl keys act as Terminal keys C <u>W</u> indows keys				
 Backspace key sends O tri+H O Del O tri+H Space, Ctrl+H 				
Emulation:				
Auto detect Terminal Setup				
Tel <u>n</u> et terminal ANSI				
Backscroll buffer lines: 500				
Beep three times when connecting or disconnecting				
<u>A</u> SCII Setup				
OK Car	ncel			

Check the Telnet terminal mode (must be ANSI) and select ASCII Setup.



test Prop	perties
Connec	t To Settings
F F A	SCII Setup ? 🗙
(ASCII Sending
F	Send line ends with line feeds
i i	Echo typed characters locally
	Line delay: 0 milliseconds.
Em Au	Character delay: 0 milliseconds.
Teļ	ASCII Receiving
Bar	Append line feeds to incoming line ends
<u> </u>	Force incoming data to 7-bit ASCII
	✓ Wrap lines that exceed terminal width
	OK Cancel
	OK Cancel

To echo the data that client computer sends, select all items in ASCII Setup page.

After HyperTerminal is setup and the connection cable is ready, power on the server computer. POST messages of server computer will be sent to the HyperTerminal Console as follows.



餋 test - HyperTerminal							_ D ×
<u>File E</u> dit <u>V</u> iew <u>C</u> all <u>I</u> ransfer <u>H</u> elp							
D 🖻 👩 🚳 🖻 😭							
Award Modular BIOS v4.51H Copyright (C) 1984-2000,	G, An Energ Award Softw	y Star Al are, Inc	11y				
(test) EVALUATION ROM - N	IOT FOR SALE						
Award Plug and Play BIOS Copyright (C) 1984-2000, Suggested SDRAM CAS Lat	Extension v Award Softw ency Time i	1.0A are, Inc s " 2 "	-				
Detecting IDE Primary N Detecting IDE Primary S	laster lave	None [Press F4	4 to sk	kip]	_		
					-		
Press TAB to enter SETUP-	2A69KXADC-Ø	0					
Connected 0:08:31 Auto detect	57600 8-N-1	SCROLL	CAPS	NUM	Capture	Print echo	

🇞 test - HyperTerminal	_ 🗆 🗵
<u>File Edit View Call Transfer H</u> elp	
0:>>din	
Volume in drive A has no label Volume Serial Number is 1D4D-14EB	
Directory of A:\	
COMMAND COM 94,292 05-05-99 22:22	
AWDFLASH EXE 33,561 06-08-01 10:05 P BAT 38 06-27-01 14:52	
TEST BIN 262,144 12-18-01 21:06	
MEMTEST EXE 45,056 11-15-01 12:55	
DEBUG EXE 20,554 05-05-79 22:22 PCIVIEW EXE 91,842 02-03-95 17:03	
HDC EXE 22,659 04-13-00 15:01	
10 file(s) 688,081 bytes	
0 dir(s) 473,088 bytes free	
A:\>	
JConnected U:U3:27 JAuto detect J57500 8-N-1 JSCHULL JCAPS INUM JCapture JPrint echo	

After the server computer boots into the OS, execute commands through the HyperTerminal console as shown.

Note: Some keys, (i.e. DEL, ESC, Page Up, Page Down, Up Arrow, Down Arrow, Left Arrow, Right Arrow) may not be recognized by the server computer's BIOS through the



HyperTerminal console. Use the following sequences to perform such actions:

Function Key	Key Sequence	Function Key	Key Sequence
HOME	ESC [1 ~	PG UP	ESC [5 ~
INS	ESC [2 ~	PG DOWN	ESC [6 ~
DEL	ESC [3 ~	UP ARROW	ESC [A
END	ESC [4 ~	DOWN ARROW	ESC [B
ESC	ESC ESC	RIGHT ARROW	ESC [C
		LEFT ARROW	ESC [D

 Table 6-3: Key Translation Sequences

Function	Key Sequence
Reboot system	ESC C

Table 6-4: Special Commands



Warranty Policy

Thank you for choosing ADLINK. To understand your rights and enjoy all the after-sales services we offer, please read the following carefully.

- Before using ADLINK's products please read the user manual and follow the instructions exactly. When sending in damaged products for repair, please attach an RMA application form which can be downloaded from: http:// rma.adlinktech.com/policy/.
- 2. All ADLINK products come with a two-year guarantee:
 - The warranty period starts from the product's shipment date from ADLINK's factory.
 - Peripherals and third-party products not manufactured by ADLINK will be covered by the original manufacturers' warranty.
 - For products containing storage devices (hard drives, flash cards, etc.), please back up your data before sending them for repair. ADLINK is not responsible for loss of data.
 - Please ensure the use of properly licensed software with our systems. ADLINK does not condone the use of pirated software and will not service systems using such software. ADLINK will not be held legally responsible for products shipped with unlicensed software installed by the user.
 - For general repairs, please do not include peripheral accessories. If peripherals need to be included, be certain to specify which items you sent on the RMA Request & Confirmation Form. ADLINK is not responsible for items not listed on the RMA Request & Confirmation Form.



- 3. Our repair service is not covered by ADLINK's two-year guarantee in the following situations:
 - Damage caused by not following instructions in the user's manual.
 - Damage caused by carelessness on the user's part during product transportation.
 - Damage caused by fire, earthquakes, floods, lightening, pollution, other acts of God, and/or incorrect usage of voltage transformers.
 - Damage caused by unsuitable storage environments (i.e. high temperatures, high humidity, or volatile chemicals).
 - Damage caused by leakage of battery fluid during or after change of batteries by customer/user.
 - Damage from improper repair by unauthorized technicians.
 - Products with altered and/or damaged serial numbers are not entitled to our service.
 - ► Other categories not protected under our warranty.
- 4. Customers are responsible for shipping costs to transport damaged products to our company or sales office.
- 5. To ensure the speed and quality of product repair, please download an RMA application form from our company website: http://rma.adlinktech.com/policy. Damaged products with attached RMA forms receive priority.

If you have any further questions, please email our FAE staff: service@adlinktech.com.