 | | | |
|
| | |
|
|
This image is representative of the product and may not be the exact image of this product.
| Model: BX80526C1000256 |
Manufacturer: Intel | Pentium III Processor - 1 GHz, 256 KB L2 Advanced Transfer Cache, 133 MHz FSB (Boxed) |
Product Status: Limited - Product is no longer actively manufactured. Limited inventory may yet be available. This inventory may not be factory new. Product is supplied with limited warranty. Orders are NCNR. Stock Status: Call |
|
Get Quote -> |
|
|
|
Features
- System bus frequency at 100 MHz and 133 MHz (“E” denotes support for Advanced Transfer Cache and Advanced system buffering; “B” denotes support for a 133 MHz system bus where both bus frequencies are available for order per each given core frequency; See Table 1 for a summary of features for each line item.)
- Available in versions that incorporate 256-KB Advanced Transfer Cache (on-die, full speed Level 2 (L2) cache with Error Correcting Code (ECC))
- Dual Independent Bus (DIB) architecture: Separate dedicated external System Bus and dedicated internal high-speed cache bus
- Internet Streaming SIMD Extensions for enhanced video, sound and 3D performance
- Binary compatible with applications running on previous members of the Intel microprocessor line
- Dynamic execution micro architecture
- Intel Processor Serial Number
- Power Management capabilities
- —System Management mode
- —Multiple low-power states
- Optimized for 32-bit applications running on advanced 32-bit operating systems
- Flip Chip Pin Grid Array (FC-PGA/FC-PGA2) packaging technology; FC-PGA/FC-PGA2 processors deliver high performance with improved handling protection and socketability
- Integrated high performance 16-KB instruction and 16-KB data, nonblocking, level one cache
- 256-KB Integrated Full Speed level two cache allows for low latency on read/store operations
- Double Quad Word Wide (256 bit) cache data bus provides extremely high throughput on read/store operations.
- 8-way cache associativity provides improved cache hit rate on reads/store operations.
- Error-correcting code for System Bus data
- Enables systems which are scaleable for up to two processor
|
| More Info |
|
|
|
|
|
|
|
|